Abstract-Nowadays, image processing applications are frequently preferred in such fields as industrial automation, security, health, and traffic control in parallel with the developments in technology. The most important criterion for the applications used in these fields is to ensure the system to run at high speed and real time. Thus, FPGAs are commonly used in such applications. In this study, some of the basic real time images processing algorithms are implemented in a FPGA-based development kit. The ZedBoard Znyq-7000 development kit produced by Xilinx Company was used in the study. As a result of grayscale conversion and convolution operations, such applications as edge detection, sharpening and blurring were realized on the images taken by video source. The processed images were viewed by the use of a monitor connected to HDMI output of the development kit. Verilog HDL was used for these operations.
I. INTRODUCTION
Nowadays, the importance of image processing is rapidly increasing in such fields as industrial automation, security, health, and traffic control in parallel with the developments in technology. The most challenging difficulty in applications used in these fields is to make system run real-time [1] . It is not always possible to make the system run real-time by the use of a software used on a general purpose computer since the resources of memory, CPU and peripheral devices in computers are limited. In most image processing applications, dozens of operations are performed on each pixel. That these operations are performed by general purpose processors sequentially leads to negative consequences in terms of both resource consumption and performance [2] .
However, FPGAs (Field Programing Gate Arrays) has the capability to operate in a parallel way in terms of hardware, which distinguishes them from traditional processors. In this way, operations are divided into pieces in FPGAs and multiple operations can be done simultaneously.
II. IMAGE PROCESSING ALGORITHMS USED IN THE STUDY
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The RGB to grayscale conversion method is a commonly used method in image processing applications. The reason for the frequent use of this method instead of colorful images is to reduce the computational requirements of the operations that will be performed on the image. In this way, a higher performance is obtained in these applications [3] . There are several ways of converting a RGB image to a gray image. In this study, we converted the images to gray by using the formula given in (1). This method was designed in accordance with the compatibility of human eye with brightness perception by using a weighted combination of RGB channels. Moreover, this method is frequently used in computer vision and the "rgb2gray" function of MATLAB also uses this formula [4] .
Convolution is another important algorithm commonly used in image processing. Convolution is an operation that executes the total of multiplication of image matrix values and kernel matrix values. Convolution is used to apply the image a spatial low and high pass filter. Depending on which kernel matrix is used in convolution, such operations as edge detection, sharpening and blurring can be performed on image [5], [6] . Although the dimensions of kernel matrixes vary depending on the application used, 3  3 matrixes are commonly used. Mathematically, 2-D convolution is represented using the following (2) ( , ) ( , ) ( , )
where x denotes input image, y denotes output image and h is the convolution kernel matrix [7] .
III. SYSTEM DESIGN

A. The FPGA Card Used
The ZedBoard Zynq-7000 FPGA development kit [8] was used in this study. Zynq-7000 is different from standard FPGAs in that it contains Artix-7 FPGA and ARM Cortex-A9 processor on the same chip together. In a FPGA card having this system, those parts containing intense computations are performed on FPGA and the control parts not containing computations can be done on the processor by using software.
The internal structure of Zynq is shown in Fig. 1 
B. General System
The developed system consists of two parts: hardware and software. The software performs the operation of image capturing from the video source and transferring it to the hardware part. Any image source that can run on Linux (such as USB camera, network video stream, video file etc.) can be used in the software. In the hardware part, image processing algorithms are implemented. The schema of the general system formed by the co-use of software and hardware parts is shown in Fig. 2 . In the system, video frame is firstly obtained from the video source via software and operating system. Then, the software transfers the parts to be processed on the video frame to the temporary image memory on the FPGA. The transfer of operation, on the hardware part, is controlled by Temporary Image Memory Controller (TIMC) module. The video is transferred to Temporary Image Memory (TIM) module via the TIMC. The processed and unprocessed forms of the image can be stored in the TIM module.
Image Processing Co-processor (IPC) module performs image processing algorithms. The IPC module performs the image processing operations by fetching the pixels from TIM module and storing the processed forms of the pixels. These modules are explained in the 4th part. After the operations on the image are completed on the hardware part, the status notification is transmitted to the software. After this step, the processed image can be read via the software part if needed. The original and processed forms of the image are shown on the monitor by using the HDMI output of FPGA kit.
C. Hardware/Software Interface
In the study, Advanced Extensible Interface (AXI), which is an interface standard of Advanced Microcontroller Bus Architecture (AMBA) is used, for the connection between Processing System (PS) and Programmable Logic (PL). AXI is the whole of the standardized protocols which enable the data transfer among hardware modules [9] . AXI can work in two different ways as memory mapped and stream. Memory mapped AXI is used in this study. Memory mapped AXI works by associating the memory and registers in the module with memory addresses on the part of PS. The access to PL by PS is in the form of reading and writing operations on the associated address.
In the study, two different AXI connections, image transfer and control, were used for the communication between PS and PL. In the AXI connection used for image transfer, it is possible to access the whole of Temporary Image Memory. The register that shows the progress of processing is also available on the control connection.
The AXI connection used for image transfer was run at 32 bit mode. Image in 24 bit RGB format was obtained from the camera, but it was transferred to FPGA as 32 bit. The reason for the transfer of pixels as 32 bit is to ensure one pixel transfer at each clock cycle. In this way, the address transformations in the hardware part and the read and write operations in the memory were implemented more easily and by using less resource. The transformation from 24 bit to 32 was performed as the resetting the highest 8 bit. Thus, the need for additional operations on the pixels in the software part was eliminated.
D. Software
Video capturing from sources such as USB camera, network video stream and video file is a very complicated and difficult operation on FPGAs when compared to the software. Moreover, for video capturing, it is necessary to design special hardware for the video source. The aim of the system we developed is to perform real time operations on the video rather than video capturing itself. Therefore, using software for video capturing enabled us a great deal of convenience.
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The ARM processor on the development kit we used can run an operating system. Linux operating system and userspace libraries provide a standard interface for the hardware. By this means, it is possible to access video sources easily via the software. Thus, software developed on the Linux operating system was used in video capturing part.
The software we developed captures images from the camera at certain intervals according to the frame rate used. After each pixel of the image to be processed is transferred to hardware part, the operation is expected to be completed by doing busy waiting with software. When the operation is complete, the hardware part notifies the software about the completion status of the operation with a flag. Then, the software passes to the next portion in the frame if it is available. After all the pixels in the frame were processed, the next frame is transferred from the camera and the same operations are repeated. Each frame was used as a single image portion in the test system. This study was implemented by capturing images from USB camera via a software developed in C programming language by using a Video for Linux (v4l2) [10] library. Different image resources can also be used in the study by making changes only on the software and without any change in the hardware design. For example, network video stream or a video file on the memory card can be used as video source.
IV. HARDWARE DESIGN
Image processing methods are performed by IPC module. TIM module consists of two memory units storing original images and the processed images. During the image processing operations, required pixels of the original image are read from TIM and processed pixels are written back. TIMC functions as a bridge during these operations. In Fig. 3 , the symbolic diagram of the modules used in image processing and their contents are presented. 
A. Temporary Image Memory
In this module, two memory systems of 24 bit width and pixel number depth were used. One of the memories stores the original form of the image while the other one stores the processed image. Address ranges of both memories are between zero and pixel number (rows  columns). Memories are addressed as 24 bit format rather than byte format. As the used image format is 24 RGB, each memory cell was designed to capture one pixel.
Memories were implemented in the format of "Dual-Port RAM with Synchronous Read" [11] . There are two ports in the RAM in this system. One of the ports can only perform reading operations while the other can perform both reading and writing operations. The use of a RAM with two ports enabled us to performed video processing operations and display the images on the screen simultaneously.
B. Grayscale Converter
In the application, multiplication was done with coefficients close to the values in (1) in order to decrease the use of resources in grayscale conversion. The multiplication was done as bit shift and addition [12] . The formula we applied for grayscale conversion is shown in (3, 4, 5, 6 ). 
where ">>" denotes right shift.
C. Convolution Coprocessor Design
Convolution co-processor operates on the 3x3 window and computes the value of pixel in the center. The computation is performed by multiplying the 9 pixels in the window with the values in the convolution kernel and the addition of the multiplication results. This total is taken as 255 if it is higher than 255 and it is taken 0 if it is smaller than 0. Since the convolution kernels used in the application contain primes of 2 or close coefficients, the multiplication operations are implemented as shifting and addition. The computation of a pixels value is presented with an example (7, 8) 
1) (
In the example shown in (8) , multiplication with 2 is performed by 1 bit left shift and multiplication with 4 is performed by 2 bit left shift. To divide the results of the totals into 16, 4 bit right shift was applied.
The operation of scanning image pixels is performed as in the study of [13] , by adding a new pixel to convolution buffer at each clock cycle and the elimination of the oldest pixel.
Two FIFO buffers (delay lines) were used to store the pixels between the rows in the 3x3 convolution window (see Fig. 4) . A long data-path is necessary for logic design since there are a great number of sequential operations in the computation of a pixel. The design implemented the entire operation at 1 clock cycle was tested in the development phase. It was seen that the adequate frequency couldn't be reached for real time running in that design. The data-path was shortened by the division of the operation into multiple pieces to enable the system to run at high frequency. By this way, the system could be run at higher frequencies. Since the divided operations were implemented by pipeline method, the entire image was computed in clock cycle equal to the pixel number. The block diagram of the convolver is presented in Fig. 5 . 
V. EXPERIMENTAL RESULTS
In Fig. 6 , the photo of the test system taken during the study is presented. ZedBoard, HDMI monitor, standard USB camera and USB HUB were used in the test system. The design was implemented in the Xilinx ZedBoard Zynq-7020 FPGA by Vivado 2014.2. The device utilization summary is given in Table. I. Four different convolution kernels were implemented on the FPGA in the study. The convolution kernels used are shown in (9, 10, 11, 12) . We used (9, 10) for edge detection, (11) for sharpening and (12) 
The convolution kernel being used can be changed during the study. In Fig. 7 , screen prints of some method used are shown. Fig. 7 . Results.
The operations were performed on a 256×256 image and convolution coprocessor clock frequency was used as 150 Mhz in the developed system. The time spent for each frame is approximately 0.44 ms. Convolution coprocessor has a design that has the capacity to run at a higher speed than 2000 fps (frame per second). The transfer of frame takes roughly 25 ms with the implementation of the AXI we used. Therefore, approximately 40 fps speed could be reached in real time system.
VI. CONCLUSION
This paper presents the implementation of real time image processing algorithms with Hardware / Software Co-design on FPGA. At the end of the study, a real time working system of 256×256 image and approximately 40 fps were obtained. Although convolution coprocessor design is enough for working on large scale images, this study is limited with small scale images. The reason for that is the inadequacy of image transfer design to FPGA we developed. For further study, it is aimed to speed up the image transfer to FPGA and, by this means, work on high resolution images real time by the use of Direct Memory Access (DMA) implementation.
